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ABSTRACT 
The study of the Vertical-Cavity Semiconductor Optical Amplifiers (VCSOAs) for optical signal processing 
applications is increasing his interest. Due to their particular structure, the VCSOAs present some advantages when 
compared to their edge-emitting counterparts including low manufacturing costs, high coupling efficiency to optical 
fibers and the ease to fabricate 2-D arrays of this kind of devices. As a consequence, all-optical logic gates based on 
VCSOAs may be very promising devices for their use in optical computing and optical switching in communications. 
Moreover, since all the boolean logic functions can be implemented by combining NAND logic gates, the development 
of a Vertical-Cavity NAND gate would be of particular interest. In this paper, the characteristics of the dispersive 
optical bistability appearing on a VCSOA operated in reflection are studied. A progressive increment of the number of 
layers compounding the top Distributed Bragg Reflector (DBR) of the VCSOA results on a change on the shape of the 
appearing bistability from an S-shape to a clockwise bistable loop. This resulting clockwise bistability has high on-off 
contrast ratio and input power requirements one order of magnitude lower than those needed for edge-emitting devices. 
Based on these results, an all-optical vertical-cavity NAND gate with high on-off contrast ratio and an input power for 
operation of only 10|i\V will be reported in this paper. 
Keywords: Vertical-Cavity Semiconductor Optical Amplifier (VCSOA), Optical Bistability, Logic Gate, Optical Logic, 
optical computing 
1. INTRODUCTION 
The Optical Bistability (OB) in Semiconductor Laser Amplifiers (SLAs) has been widely studied in the recent past, due 
to the potential practical applications that this kind of devices could perform in the fields of optical computing and 
optical communications (for a review see [1]). Recently, the study of OB in Vertical-Cavity Semiconductor Optical 
Amplifiers (VCSOAs) has attracted the attention [2-4], The VCSOA consists on a vertical resonant cavity formed by 
placing an active region between two Distributed Bragg Reflectors (DBRs). As a consequence of its particular vertical 
structure the VCSOA has a very small active region and therefore the top and bottom DBR should have high reflectivity 
values in order to be able to obtain a considerable amount of power at its output, but also because of the small length of 
the cavity, the VCSOA has single mode operation. These devices introduce additional advantages to those exhibited by 
their edge-emitting counterparts [2-5], Among others, the benefits of using VCSOAs are: low cost manufacturing, 
single-mode operation, high-fibre coupling efficiency, mode-partitioning noise suppression and the capability to 
produce 2-D arrays of these devices for parallel processing applications. 
Sanchez et al. [3] [4] have recently studied the reflective optical bistability in VCSOAs. Their results demonstrated 
anticlockwise optical bistability and differential-gain occurring with an input power requirement reduced to only a few 
|i Watts. They have also demonstrated, making use of the differential-gain characteristic, a low switching power vertical 
cavity AND gate, with optical gain and high on-off contrast ratio [6], Nevertheless, all the results obtained by Sanchez et 
al[4] were limited to the observation of anticlockwise transitions for bistability and differential-gain, and consequently, 
only non-inverting logic could be developed, restricting the operability of the device to the implementation of AND and 
OR logic gates. Particularly interesting would be the capability to produce an all-optical vertical NAND gate. The fact 
that by the combination of NAND gates it is possible to implement all the rest of the boolean logic functions, added to 
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the possibility to fabricate arrays of VCSOAs, may open new possible applications of this kind of devices in the fields 
of optical parallel signal processing or optical interconnecting. 
In a previous work[2], the authors have studied theoretically the reflective optical bistability in a VCSOA using the 
model proposed by Adams[ref] for the study of the optical bistability in Fabry-Perot Semiconductor Laser Amplifiers 
(FPSLAs). In that work, apart from the classical anticlockwise bistable loop, the occurrence of two other forms of 
bistability in the reflective I/O Power characteristic of the VCSOA (the X-shape and the clockwise bistability) were 
predicted theoretically for the first time. Moreover, it was also reported that a progressive increment of the number of 
periods compounding the top DBR of the VCSOA, that acts as an interface of the power coming in and out of the 
device, results on a change of the assessed form of bistability from the typical anticlockwise to the clockwise bistable 
loop. Particularly important is the fact that the increase of the top DBR period number makes the clockwise bistability to 
appear for input power requirements one order of magnitude lower than those needed in the edge-emitting devices. This 
clockwise bistable loop, as it switches from a 'high' to a 'low' output state with associated hysteresis might be used for 
the development of inverting logic optical gates, including the capability to perform the XOR, the NOR and the NAND 
logic functions. 
In this work an all-optical low power vertical-cavity NAND gate with a VCSOA working in reflection is predicted 
theoretically. The predicted NAND gate mechanism is based in the change in the characteristics and shapes of the 
optical bistability and differential gain produced by the addition of new periods in the VCSOA top Distributed Bragg 
Reflector (DBR). For this NAND gate low input power requirements reduced to optical power levels of only 8|i\V and 
an acceptable on-off contrast ratio of 5:1. 
In section 2 the theoretical model used for the modeling of the reflective optical bistability in a VCSOA is introduced 
briefly. In section 3 the details and main parameters of the VCSOA used in the modeling are reported. The main results 
of the reflective optical bistability in a VCSOA are presented in section 4. The evolution of the optical bistability in the 
VCSOA as a function of the initial phase detuning, applied bias current and top DBR period number will be discussed 
also in Section 4. In Section 5 the predicted low-power Vertical-Cavity NAND gate is described and discussed. Finally, 
the conclusions of the work are included in Section 6. 
For the modeling of VCSOAs the Fabry-Perot approach [6] is used. In this approach the top and the bottom DBRs are 
replaced by highly reflectivity mirrors that are separated by an effective cavity length conforming a Fabry-Perot cavity. 
This effective cavity length includes the penetration of the optical field into the mirrors. The reflectivity of the top and 
bottom DBRs is given by [6]: 
where m is the number of periods that compound the Distributed Bragg Reflectors (DBRs) in each case. The variables p. 
q and a are respectively the low-to-high refractive index ratio of the two DBR layers, at the first and at the last DBR 
interface. 
For the occurrence of optical bistability, the signal to be injected into the VCSOA must be slightly detuned to the long-
wavelength side of the resonant peak of the VCSOA[3][4], This fact allows the wavelength dependence of the DBR 
reflectivity to be ignored, since the reflection bandwidth of a typical DBR is very large compared to the difference 
between the wavelength of the external injected signal and the resonance wavelength of the VCSOA. As a consequence 
of the distributed reflectivity provided by the DBRs, the effective cavity length, Lc is larger than the distance of the 
cavity formed between the two DBRs, /,,. and it has to include both phase penetration depths into the top (Lpt) and the 
bottom (/,,,;,) DBRs in the form: Lc=Lpt+Lj+Lpb. To calculate both phase penetration depths into the DBRs the following 
expression is applied [6]: 
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2. THEORY 
(1) 
A ^ f r - p ^ - f " ) ( 2 ) 
p 4nc l - p 1 -q2a2p4m-2 
being it the averaged refractive index of the cavity formed between the two highly reflective mirrors, and 2. is the 
operating wavelength. Once the VCSOA can be treated as a Fabry-Perot amplifier the study of the reflective bistability 
in the VCSOA is developed making use of the model proposed by Adams [7], commonly used for the study of the 
optical bistability in Fabry-Perot Laser Amplifiers. The model works under two basic assumptions: the spontaneous 
emission is neglected as it is much lower than the external injected optical power, and the optical intensity is considered 
to be uniform along the cavity. The model also neglects the transversal optical mode structure. The equations relating 
the injected, reflected and averaged internal power are given by [4] [7]: 
j ( l - R ^ + R ^ j ^ - l ) P,n (3) 
sin 2 
R ~ ( 1 - i O M ^ X ^ - l ) y 
where R, and Rb are the top and bottom DBR reflectivity, Lc is the effective length of the VCSOA, g is the gain per unit 
length and 0 is the single-pass phase change. Px and Py are scaling parameters and their values have been taken from the 
literature[4], In the steady-state, the net gain coefficient and the relative phase change are expressed by: 
a,Lc (5) I H I J I . ) 
(6) 
where O 0 is the initial phase detuning, b is the material linewidth enhancement factor, a, is the internal loss coefficient, 
Is is the saturation intensity, g0 is the unsaturated gain coefficient expressed by g0=a(n-n0) where a is the linear material 
gain coefficient, n0 is the transparency carrier density and n is the carrier density without external optical injection and 
finally, the confinement factor /"relates the volumes of the active region and the effective cavity, r=La/L c. 
3. MODELED VCSOA 
The parameters used for the modeling of the VCSOA are all included in Table 1. Applying equation (1) the reflectivity 
of the top and the bottom DBR are respectively equal to Rt=0.9955 and Rb=0.9993. The top and bottom penetrations 
depths are calculated with equation (2) and are respectively: Lvt=0.3794jjm and Lpb=0.3808jjm, that added to the length 
of the cavity existing between the two DBRs, leads to an effective cavity length of Lc=1.56jjm. The approximation 
carried out taking account the effective cavity length and the highly reflective mirrors leads to a Fabry-Perot model of 
the VCSOA, and therefore a threshold condition can be applied, giving an expression for the threshold gain[8]: 
^ - U f 1 U (7) 
TLC {4ra) r 
and as the threshold gain is also a function of the carrier density at threshold in the form: g/h a(n,h-n„). being nth the 
carrier density at threshold, the threshold current for the VCSOA is given by [8]: 
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where q is the electron charge, is the internal quantum efficiency and r is the recombination time. In this case, having 
substituted in the equations (7) and (8) the parameters of the modeled device listed in Table 1, the VCSOA has a 
calculated threshold current of 7.33mA. 
Table 1. Parameter used for the modeling of the VCSOA 
VCSOA Parameter Value 
Wavelength (nm), X 853.33 
Cavity Length (jam), Li 3-X/nc 
Cavity refractive index, n c 3.2 
Top DBR periods 161 & 22 2 
Bottom DBR periods 25 
DBR high/low refractive indexes, (|VmO 3.45/2.89 
Substrate refractive index (|i s) 3.45 
Active region area (|im 2) TTlO2 
Confinement Factor, T 0.1 
Internal Quantum Efficiency, r|i 1 
Linear Material Gain Coeff. (cm2), a 2.7-10"16 
Linewidth Enhancement Factor, b 2.7 
Linear Recombination Coeff. (1/s), A MO 8 
Bimolecular Recomb. Coeff. (m3/s), B io-1 6 
Auger Recombination Coeff. (m6/s), C 5-10"42 
Transparency Carrier Density (1/m3), n 0 1.5-1024 
Fixed Internal Loss (1/m), a 1,000 
Px 200,000 
Pv 260,000 
Used for the study of the Reflective Optical Bistability in a VCSOA 
2Used for the modeling of the Vertical-Cavity NAND Gate. 
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Fig. 1. Structure of a VCSOA. 
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4. RESULTS OF THE REFLECTIVE OPTICAL BISTABILITY IN THE VCSOA 
The graphical representations of figs. 4-6 show the evolution of the bistable behavior of a VCSOA operated in reflection 
as a function of main device and system parameters, including the bias current, the initial phase detuning and the top 
DBR periods number. The parameters used for the modeling of the VCSOA are listed in Table 1. The results are here 
presented briefly, for a complete study of the reflective optical bistability in a VCSOA see [2], 
Fig. 2 shows the calculated reflected versus input optical power characteristic of the VCSOA as a function of the 
applied bias current. The evolution of the bistable behavior of the VCSOA is reported for six different levels of bias 
current (from 99.5% to 97% of the threshold level) keeping constant the initial phase detuning at a value of -5-10~V 
where n represents the separation between adjacent longitudinal modes. In all cases anticlockwise bistable transitions 
appear for input power requirements of some (iwatts in the I/O power characteristics of the VCSOA operated in 
reflection. Higher input power requirements for the assessment of bistability, narrower hysteresis cycles and lower on-
off contrast ratio between output states are obtained when the applied bias current to the VCSOA is reduced. 
Pout(jlW) 
Fig. 2. Reflected versus Input Power to the VCSOA for fixed initial phase detuning equal to -5-10"4jt and 
different applied bias currents as indicated. 
Another critical parameter in the study of the reflective optical bistability in a VCSOA is the initial phase detuning, 
directly related to the initial frequency (wavelength) separation between the resonant peak of the VCSOA and the 
frequency of the external injected signal. Fig. 3 shows the I/O power characteristics of the VCSOA operated in 
reflection for different values of the initial phase detuning, as indicated, keeping constant in all cases the applied bias 
current, which is equal to the 99% of the threshold level. Fig. 3 shows the evolution in the shape of the reflective optical 
bistability in a VCSOA as the initial phase detuning is incremented. As the detuning is increased the bistability changes 
from the classical anticlockwise bistable loop to the clockwise bistable loop, with the intermediate X-shape or butterfly 
bistable loop. Once a clockwise bistable transition is obtain, it might be possible to develop inverting logic, including 
NAND and NOR logic gates [10], Anyway, the NAND logic gates that could be develop in this situation will have a 
small on-off contrast ratio and higher input power requirements for operational], around 150|iW, compared to those 
reported for the development of an Vertical-Cavity AND logic gate[5]. 
Fig. 4 shows the evolution of the reflected versus input power characteristic of the VCSOA at fixed bias current (99.5% 
of the threshold value) and frequency detuning of -.Ixio 'ir. as the number of periods conforming the top DBR is 
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increased from 16 to 22. The evolution from the anticlockwise to the clockwise bistable loop can be clearly seen. The 
reason explaining this behavior relies on the delicate balance existing between the reflected, internal averaged and 
transmitted intensity [2]. It is remarkable the fact that the modification on the structure of the VCSOA, reduces in more 
than one order of magnitude the input power needed to achieve clockwise bistable transitions compared to that needed 
by a lower top DBR reflectivity VCSOA (see fig. 3) and compared to the input power requirements needed also in in-
plane devices[8]. It is also very important to point that the assessed clockwise bistable transitions are characterized, as 
seen in fig. 4, by a high on-off contrast ratio and low input power requirements. These features are ideal for the 
development of inverting logic elements, including NAND logic gates. 
Pout(^W) 
Fig. 3. Reflected versus Input Power to the VCSOA for several initial phase detuning, O 0, with constant applied bias 
current equal to the 99% of value at threshold. 
Fig. 4. Reflected versus Input Power to the VCSOA for different number of periods conforming the top DBR (as 
indicated) and fixed values of initial phase detuning, -3-10"47i, and bias current 0.99T t h. 
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5. VERTICAL-CAVITY NAND GATE 
Once the clockwise switching transition with low input power requirements and high on-off contrast ratio has been 
obtained, it is possible to produce a NAND gate using a VCSOA. For that purpose a VCSOA whose parameters are 
listed in table 1 has been modelled. The top DBR of the VCSOA is configured with 22 periods, what leads to a 
reflectivity value of the top DBR of 0.9994. Reducing now the initial frequency detuning existing between the external 
signal frequency and the resonant frequency mode of the VCSOA to only -1.5xl0"47i (4.5Ghz) and the applied bias 
current to the 98% of the threshold value, the input power needed for switching is considerably lowered. At the same 
time, the optical bistability is not anymore observable, appearing now in the I/O power relation what we call 
differential-loss, as it is the opposite phenomenon to the differential-gain reported by Sanchez et al[4][5]. In this 
particular case of OB, the associated hysteresis cycle disappears, appearing now an abruptly decaying nonlinear 
function. Fig. 5. shows the resulting I/O power characteristic which is going to be the transfer function of the vertical-
cavity NAND gate reported in this work. 
Fig. 5. shows that the reported differential-loss characteristic occurs for an approximated input power of only 7jaW. 
Distinguishing in the graphical representation of fig. 4, a threshold level, delimiting the logic levels of the 41' and '0' 
bits to be considered at the output of the modelled gate and selecting a proper set of values for the signals involved in 
the logical processing, namely, two optical digital data signals and an optical bias signal, it is possible to develop a 
NAND gate with the reported transfer function, as it is shown in fig. 5. Concretely in this work, the bias power signal 
has a amplitude of 4jaW and the 41' bit of the optical data signals is configured with a power of only 2jaW. For these 
working conditions the on-off contrast ratio is found to be higher than 5:1. Another potential advantage associated with 
the use of a VCSOA is the high-frequency performance [5]. Westlake et al[12] reported that the maximum speed of 
optical bistability in in-plane semiconductor laser amplifiers operated below threshold is limited by the recombination 
time. Recently, Wen et al[5] have suggested that, due to small size of the active region of the VCSOA and its quantum 
well structure, the VCSOA will have a better high-frequency response. 
BIAS POWER LEVEL 6 1' BIT LEVELS 
Fig. 5. Vertical Cavity NAND gate I/O Power Characteristic and working mechanism 
Consequently an all-optical vertical-cavity NAND gate with very low input requirements, high on-off contrast and high 
frequency response is reported in this work. The assessment of an optical vertical-cavity NAND logic gate is of 
particular interest for many reasons. First of all as by combinations of NAND logic gates, the whole set of logic 
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functions could be obtained. Also the capability to fabricate 2-D arrays of this kind of devices could increase 
significantly the total achievable processing speed and could be useful for optical signal processing applications in the 
field of optical computing and optical interconnect applications in optical telecommunication networks. For future 
works, the application of VCSOAs to previously reported optical logic processing structures should be consider 
[13] [14]. 
6. CONCLUSIONS 
The addition of new periods on the top DBR of a VCSOA modifies the characteristics of the optical bistability and 
differential-gain appearing in the reflective mode of operation from an anticlockwise to a clockwise switching 
mechanism. This feature has been used to model, for the first time to our knowledge, a vertical cavity NAND gate with 
a total power requirement of only 8|i\V. an on-off contrast ratio equal to 5:1 and high-frequency performance. The 
assessment of a vertical cavity NAND gate is of particular interest, as the rest of the logic functions can be implemented 
from the combination of NAND gates, and for the possibility to manufacture 2-D arrays of this kind of devices. These 
two features could make VCSOAs very attractive for parallel optical signal processing or optical interconnecting 
applications either for optical computing or optical telecommunication networks. 
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